Register now for FREE hands-on session on VLSI Design using Verilog HDL

6 years ago Posted By : User Ref No: WURUR24549 0
  • Image
  • TypeWorkshop
  • Image
  • Location Bangalore, Karnataka, India
  • Price
  • Date 02-09-2018
Register now for FREE hands-on session on VLSI Design using Verilog HDL, Bangalore, Karnataka, India
Workshop Title
Register now for FREE hands-on session on VLSI Design using Verilog HDL
Event Type
Workshop
Workshop Date
02-09-2018
Last Date for Applying
01-09-2018
Location
Bangalore, Karnataka, India
Organization Name / Organize By
Maven
Organizing/Related Departments
Maven
Organization Type
Education Institution
WorkshopCategory
Technical
WorkshopLevel
National
Related Industries

Engineering

Location
Bangalore, Karnataka, India

VLSI Design using Verilog HDL workshop is an amazing opportunity to learn these concepts from Industry perspective to stay ahead in your class and career.

Click here to book your slot https://elearn.maven-silicon.com/free-vlsi-workshop-freshers or call at 7406483555 .

Limited seats. Hurry up!!

Workshop Topic: VLSI Design using Verilog HDL

Speaker:

Date :

Mr. P R Sivakumar (CEO-Maven Silicon with 20+ years of experience in Industry and Academia)

Sun, 02/Sep/2018

Time :

9:00 AM to 1:00 PM

Venue :

Maven Silicon

Agenda:

  • Overview of VLSI Design
  1. IPs, Chips and SoCs
  2. SoC Design
  3. ASIC Vs FPGA
  • RTL Design using Verilog HDL
  1. Verilog Language Concepts
  2. Verilog language basics and constructs
  3. Verilog Abstraction levels
  4. Data Types and Operators
  • Verilog RTL coding Style - Summary
  • Verilog Labs - Hands on Session
  • Q & A Session

Take away:

  • Participation Certificate
  • Scholarship Coupon

Venue - # 21/1A, III Floor, Marudhar Avenue, Gottigere,, Uttarahalli Hobli, South Taluk, Bannerghatta Road,, Bengaluru, Karnataka 560076

VLSI Design using Verilog HDL workshop is an amazing opportunity to learn these concepts from Industry perspective to stay ahead in your class and career.

Click here to book your slot https://elearn.maven-silicon.com/free-vlsi-workshop-freshers or call at 7406483555 .

Limited seats. Hurry up!!

Workshop Topic: VLSI Design using Verilog HDL

Speaker:

Date :

Mr. P R Sivakumar (CEO-Maven Silicon with 20+ years of experience in Industry and Academia)

Sun, 02/Sep/2018

Time :

9:00 AM to 1:00 PM

Venue :

Maven Silicon

Agenda:

  • Overview of VLSI Design
  1. IPs, Chips and SoCs
  2. SoC Design
  3. ASIC Vs FPGA
  • RTL Design using Verilog HDL
  1. Verilog Language Concepts
  2. Verilog language basics and constructs
  3. Verilog Abstraction levels
  4. Data Types and Operators
  • Verilog RTL coding Style - Summary
  • Verilog Labs - Hands on Session
  • Q & A Session

Take away:

  • Participation Certificate
  • Scholarship Coupon

Venue - # 21/1A, III Floor, Marudhar Avenue, Gottigere,, Uttarahalli Hobli, South Taluk, Bannerghatta Road,, Bengaluru, Karnataka 560076

VLSI Design using Verilog HDL workshop is an amazing opportunity to learn these concepts from Industry perspective to stay ahead in your class and career.

Click here to book your slot https://elearn.maven-silicon.com/free-vlsi-workshop-freshers or call at 7406483555 .

Limited seats. Hurry up!!

Workshop Topic: VLSI Design using Verilog HDL

Speaker:

Date :

Mr. P R Sivakumar (CEO-Maven Silicon with 20+ years of experience in Industry and Academia)

Sun, 02/Sep/2018

Time :

9:00 AM to 1:00 PM

Venue :

Maven Silicon

Agenda:

  • Overview of VLSI Design
  1. IPs, Chips and SoCs
  2. SoC Design
  3. ASIC Vs FPGA
  • RTL Design using Verilog HDL
  1. Verilog Language Concepts
  2. Verilog language basics and constructs
  3. Verilog Abstraction levels
  4. Data Types and Operators
  • Verilog RTL coding Style - Summary
  • Verilog Labs - Hands on Session
  • Q & A Session

Take away:

  • Participation Certificate
  • Scholarship Coupon

Venue - # 21/1A, III Floor, Marudhar Avenue, Gottigere,, Uttarahalli Hobli, South Taluk, Bannerghatta Road,, Bengaluru, Karnataka 560076

VLSI Design using Verilog HDL workshop is an amazing opportunity to learn these concepts from Industry perspective to stay ahead in your class and career.

Click here to book your slot https://elearn.maven-silicon.com/free-vlsi-workshop-freshers or call at 7406483555 .

Limited seats. Hurry up!!

Workshop Topic: VLSI Design using Verilog HDL

Speaker:

Date :

Mr. P R Sivakumar (CEO-Maven Silicon with 20+ years of experience in Industry and Academia)

Sun, 02/Sep/2018

Time :

9:00 AM to 1:00 PM

Venue :

Maven Silicon

Agenda:

  • Overview of VLSI Design
  1. IPs, Chips and SoCs
  2. SoC Design
  3. ASIC Vs FPGA
  • RTL Design using Verilog HDL
  1. Verilog Language Concepts
  2. Verilog language basics and constructs
  3. Verilog Abstraction levels
  4. Data Types and Operators
  • Verilog RTL coding Style - Summary
  • Verilog Labs - Hands on Session
  • Q & A Session

Take away:

  • Participation Certificate
  • Scholarship Coupon

Venue - # 21/1A, III Floor, Marudhar Avenue, Gottigere,, Uttarahalli Hobli, South Taluk, Bannerghatta Road,, Bengaluru, Karnataka 560076

 

Registration Fees
Free
Registration Ways
Website
Address/Venue
  # 21/1A, III Floor, Marudhar Avenue, Gottigere,, Uttarahalli Hobli, South Taluk, Bannerghatta Road,, Bengaluru, Karnataka 560076  Pin/Zip Code : 560076
Landmark
Karnataka > Bangalore
Official Email ID
Contact
maven silicon silicon

Bannerghatta Road

[email protected]

   7406483555
Maven